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ABSTRACT
Process tomography is a process of measuring the signals by using specific types of
sensor, which are arranged around an object as to examine its internal condition. A
number of principles can be applied in process tomography including optical
tomography, resistive tomography, and acoustic tomography. This report describes the
design of hardware system for electrical capacitance tomography. The electrical
capacitance tomography is defined by measuring the electrical properties of dielectric
components in a specific object via capacitive sensors. In this project, the hardware
system is designed based on two major parts; sensor system and data acquisition
system. A number of experiments have been conducted in order to obtain the best
design of the sensor system and data acquisition circuits. Further improvements are
suggested for future works.
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Process tomography is a process of measuring the signals by using specific types of
sensor. The sensors are arranged around an object, such as pipeline, to examine the
internal condition of the subject. The information on the nature of the subject is
obtained by reconstructing themeasurements from thesensors into a 2-D or 3-D image.
The instrument components for process tomography consist of the hardware and
software parts. The hardware part consists of the sensor for the signal and the data
control of the process tomography. Meanwhile, the software part includes the program
for reconstructs the signals anddisplays the results. Process tomography is already well
known in oil and gas industry, as this technology brings a lot of benefits for the
engineers to observe and examine theinternal condition of process line orequipment.
The applications for process tomography in industrial sectors have been practically used
especially in chemical, oil, pharmaceutical, food, biological, minerals, nuclear,
environmental, water, healthcare, and materials processing industries. These
applications can be categorized into five groups[1], which are:
• modeling in laboratory environment.
• process monitoring and control in an industrial environment.
• equipment design and optimization ina laboratory orindustrial environment.
• characterization ofindividual components or products.
• remote sensing in manufacturing, quality control, environmental protection, or
pollution control, on anindustrial /waste disposal site.
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InTable 1.1, theinformation represents some examples of process tomography methods
which are applied in the industry field w.
Table 1.1 Examples of process tomography techniques in process industries
Process application Process tomography method
Microstructural characterization of Magnetic resonanceImaging.
components, particles, pastes, foams, Neutron tomography.
filters (1-10 000 urn)* X-ray microtomography.
Optical tomography.
Liquid mixing and multiphase flow Optical tomography.




(0.01 -0.5 m)* Electrodynamicstomography.
Groundwater monitoring and soil Impedance tomography.
remediation (0.01 - 0.5 m)*
Atmospheric pollutionmonitoring Laser absorption imaging.
(50 m-10 km)*
Oilfield reservoir exploration Acoustic velocity imaging.
(50 m-50 km)* Acoustic diffraction tomography.
* typical operating length scales
There are various types of sensor system available that can be implemented in the
process tomography. Normally, the sensor systems are based on measurements of
electrical characteristics by using the radiation, acoustic, or electrical sensor. For
example, the capacitive, conductivity, or inductive types of sensors are used tomeasure
theelectrical properties of a target subject in either small or large object in plant such as
vessel. These sensors are suitable to apply in electrical properties measurement based
on the fast responses from the sensors compare to the others. The applications for the
othertypesof sensor are summarized in Table1.2 [i]
Table 1.2 Sensorsfor process tomography
Principle Practical realization Comments
Electromagnetic radiation Optical Fast, optical access
required
X-ray and y-ray Slow, radiation
containment
Positron emission Labeled particle, not on
line
Magnetic resonance Fast, expensive for large
vessel
Acoustic Ultrasonic Sonic speed limitation,
complex to use
Electrical capacitance tomography (ECT) is one of the industrial process tomography
systems, which measures the electrical properties ofdielectric components ina specific
object by using the capacitive sensors. The capacitive sensors provide fast responses for
the measurement ofpermittivity distribution ofthe mixture in the specific objecttl]. The
sensors consist of a few setsof electrode plates, which are arranged around the specific
object. The capacitances between the combination pairs ofthe electrodes are measured
by the capacitance measurement circuit. Then, the measurements are obtained by the
sensor electronics and sent to the image-recoristruction computer. The computer
generates the tomography images of the permittivity distribution from the
measurements by the sensors. The ECT system requires good sensors and sensor
electronics design in order to provide low noise level, high stability, and accurate
measurement sensitivity distributions during developing 2-D or 3-D images.
1.2 PROBLEM STATEMENT
Process tomography is a system of measuring the signals from a specific object and
displaying the signals into an image. The tomography system which applies the
electrical capacitance principle will be developed as to provide a platform in exploring
the potential application ofprocess tomography inoil and gas industry. InECT system,
it consists of two major parts, which are the hardware and software. The capacitive
sensor, measurement circuit, and data acquisition circuit represent the hardware ofECT.
Meanwhile, thesoftware system of ECT is the image reconstruction system; the system
for imaging the permittivity distribution in the target object Various principles of
electronics circuit, sensor, and image reconstruction are required to accomplish this
project.
1.3 OBJECTIVES AND SCOPE OF STUDY
Forthis project, it is expected to meet thefollowing objectives which are:
• to design a functional hardware system of ECT; including the capacitance sensor,
measurement circuit, and data acquisition system.
• to gain the information of potential image reconstruction system which are suitable
applied in ECT.
Therefore, this system is required to be developed byfollowing thecriteria of ECT for
application inoil and gas industry. As a result, these scopes are required to understand
deeply on ECT system:
• electrical capacitance principle as to develop the sensor andmeasurement circuit of
ECT.
• electronics theoryand circuitdesignfor control and data acquisition system.
• image reconstruction system, in order to display the cross-section of the target
object.
A Gantt chart for a guide in completing theproject is attached in Appendix B.
CHAPTER 2
LITERATURE REVIEW AND THEORY
2.1 OVERALL DESIGN OF THE SYSTEM
An ECT system can be divided into three main parts; the capacitive sensor, the data
acquisition system, andthe image reconstruction system. The sensor is the mostcritical
part which involves the quality of the information obtains from the process. This
information must be accurate in order to have the best result for the image
reconstruction of the internal condition around the sensors. In Figure 2.1, the overall










Sensor is a device, which respondsto a certain stimulusby an electricalsignal. Stimulus
is defined as the quantity or condition that the sensor sensed. There are two types of
sensor; active and passive sensor. The active sensor depends on the external power for
its operation and then, the signal is modified by the sensor to produce an output signal.
For a passive sensor, it isdirectly generates an electrical signal which has not torely on
any additional energy source.
A variety of sensing methods can be employed on measurements of transmission or
electrical phenomena by using radiation, acoustic, or electrical sensors. The sensing
system is chosen based on these factorst15:
• The nature of the components (solid, liquid, gas, orthecombination ofthese states).
• The information obtains from the process (steady-state, dynamic, resolution, and
sensitivity required) and its purpose (laboratory investigation, optimization of
equipment, process measurement, or control).
• Process environment (ambient operation condition, safety implication, and ease of
maintenance).
• Size of the process equipment and length-scale of the process phenomena being
investigated.
Capacitive sensors operate based onthe mechanism ofcapacitance inbetween a number
of two parallel plates. This type of sensor can be applied in a number of applications;
such as in gauge displacement or position, and capacitance measurement for
tomography system. The fundamental operating principles for the capacitive sensor rely









Figure 2.2 Electric charge andvoltage define capacitance ofa parallel-plate
capacitor
A capacitor consists of a pair of plates, which can hold electric charges. The
characteristics for the capacitor are the magnitude of charges (q) on bothelectrodes and
the positive potential difference (F) between the electrodes. The ratio of charges to
voltage is constant for each capacitor, and it is known as capacitance (C) of the
capacitor. Capacitance is defined astheability of anobject or surface to store electrical
charges. This ratio can be representedby
V
(1)
Thecapacitance is also known as a function of the distance between the two electrodes
id), thearea of the plate (A), andthe constant (er) of thedielectric, which fill the space
between the electrodes. The function for these variables is expressed as
c =g,M (2)
where s0 = permittivity constant
= 8.854xlO_I2F/m
SIunit for capacitance is 1 farad = 1 coulomb/volt which is represented by abbreviation
F. Inpractical, submultiples of thefarad aregenerally used such as
1picofarad (pF)-10"12F
• 1nanofarad (nF) = 10'9 F
1 microfarad (uF) = 10 F
2.2.2 Dielectric constant
The dielectric material between the electrodes of the capacitor is characterized by the
dielectric constant. The dielectric constant is defined as the reduction in effective field
because of the polarization of the dielectric. When the dielectric material is placed
between the charged electrodes, the polarization of the medium will produce an electric
field opposing thefield ofthecharges ontheplate. Therefore, thecapacitance value will
increase. When the value of the dielectric constant is high, the performance of the
electrodes in the capacitor in holding the electric charges also will be better. Some
examples of dielectric materials with their constant are shown in Appendix A. The
dielectric material must be a good electric insulator as to rninimize any DC leakage
current through the capacitor.
2.2.3 Sensor characteristics
The electrodes of the capacitive sensors are arranged around the specific object and the
capacitances between all the combination pairs of the electrodes are measured in order
to build up the 2-D or 3-D images. Generally, for iV-electrodes sensor, the numbers of
independent measurements (n) are obtained bythecombination formula of
«=
n(n-i) (3)
In Figure 2.3, it shows an example of twelve electrodes arrangement for thecapacitive
sensors. Thecapacitance between the electrodes; [1, 2], [1, 3], [1, 4], anduntil [11, 12]
is measured sequentially with appropriate sensor electronics and the measured values




Figure 2.3 Cross-sectional structure of the capacitive sensors
Thefunctions of components in the capacitive sensors are as followed:
• screen- to protectthe sensorfrom interferences of external electromagnetic fields.
• electrode - to detect the capacitance between two electrodes.
• projected guard - to eliminate capacitances between back surfaces of adjacent
electrodes and to reduce standing capacitance which insensitive to the dielectric
distribution inside pipe liner.
• insulating pipe - to separate the material from the electrodes
A few parameters can be highlighted during designing the capacitive sensors, which
are:
• the wall thickness of the insulating pipe.
• the gapbetween the screen and the electrodes.
• thegapbetween the projected guard with theelectrodes.
• the permittivity of the insulating pipe liner.
2.3 DATA ACQUISITION SYSTEM






















The major requirement for the capacitance measurement circuit isitssensitivity with the
narrow area between the two selected electrodes. Stray-immune circuit satisfies this
requirement because it only performs the capacitance measurement between the
selected electrodes and insensitive to the stray capacitances either between the selected
and the redundant electrodes or between the selected electrode and earth. The examples
10
of this type of circuit are ac ratio-arm bridges circuit with current detection and
switched capacitor charge-transfer circuit. The characteristics for both circuits are
shown in Table 2.1.
Table 2.1 Characteristics fortheexamples of stray-immune measurement circuit
Bridges circuit
Operate at frequency lower than a
few hundred kHz
Low baseline drift
High signal to noise ratio
A parallel measurement channels
with a modulator for each channel
will create complexity
Charge-transfer circuit
• Operate at frequency up to 2 MHz
• Faster data-capture rate
• Simple circuitry
• To increase the speed, a parallel
measurement channels could be used
with low cost and no complexity
2.3.1 Amplifiers
Amplifier is composed with standard building blocks, such asoperational amplifier (op-
amp) and various discrete components (semiconductor, resistor, capacitor, and
inductor). The functions of the amplifier are:
• to increase the signal amplitude (signal conditioning).
• to enhance the magnitude of the signalto noiseratio (SNR).
• as an impedance matchingdevice.
• as an isolator between input and output.
For an op-amp with no feedback component, it is known as open-loop condition. In
open-loop condition, the open loop gain {Aol) is not a stable parameter. The gain
changes with load resistance, temperature, and power supply fluctuation. However, an
op-amp is rarely used without the feedback components because when Aol is high, it
may result incircuit instability, a strong temperature drift, and noise. The linearity, gain
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stability, output impedance, and gain accuracy are improved byan amount of feedback
and also dependon the characteristics ofthe feedback components.
2.3.2 Charge amplifier circuit
Charge amplifier (CA) circuit has extremely low bias current, which operates by
producing charges that are proportional to the measurement variable and the charges
can be converted into voltage. A basic circuit of a charge amplifier is shown in Figure
2.5.
Cf
Figure 2.5 Charge amplifier circuit ascharge-to-voltage converter
The charge amplifier circuit consists of a capacitor (Cf) that is connected into a
feedback network of an op-amp. Its leakage resistance {R{) which is in parallel with Cf,
must be larger than the impedance ofthe capacitor at the lowest operating frequency[3].
Generally, the amplifier gives an output signal:
eo=-
where;e0 = outputvoltagesignal
ein - input voltage signal




CA is applied to provide a DC path for amplifier bias current. Without the R{ in the
circuit, Cf will continue charging and then affect the output to drift into saturation {2\
The input stage of CA features a capacitive feedback connection, which balances the
effect of the applied charge input signal. The feedback signal represents as the input
charge, q^ q^ is injected to the summing point (inverting input) of the amplifier. It is
distributed to the cable capacitance (Cc), amplifier input capacitance (Cinp), and
feedback capacitance (Cf). Therefore, thenode equation oftheinput is:
By using the electrostatic equation q = VC and substitutes qc, qinp, q& and Vmp as the
inputvoltageofthe CA:
^=4^p(Cc + Cinp)+F/y (6)
Since the voltage difference between the inverting and the non-inverting input of a
differential amplifier becomes zero under normal operating conditions, this can be
assumed, as the Finp equals to GND potential. With Finp =0, the equation might be
simplified with:
qm^VjCt (7)
Solving for the output voltage, Vmt which also equals to the feedback voltage, V/.
V =V = ——
°" f Cf (8)
The result shows that the output voltage of a CAdepends onlyon the charges input and
the feedback capacitance and it also the same with equation 4. Input and cable
capacitances have noinfluence ontheoutput signal.
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2.3.3 Analog toDigital Converter
Analog to digital converter (ADC) is applied as to digitize the final signal from the gain
control unit. PIC16F877 asshown in Figure 2.6 is going tobe applied at theend ofdata
acquisition system before the output signal is sent to the computer. PIC16F877 is a
high-performance FLASH microcontroller that provides the high design flexibility.
PIC16F877 features an integrated 8-channel 10-bit ADC. Peripherals include two 8-bit
timers, one 16-bit timer, Watchdog timer, Brown-Out-Reset (BOR), In-Circuit-Serial
Programming™, RS-485 type Universal Asynchronous Receiver/Transmitter (UART)
for multi-drop data acquisition applications, and 12C™ or SPI™ communications
capability for peripheral expansion. Precision timing interfaces are accommodated























Figure 2.6 Microcontroller 16F877
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2.4 IMAGE RECONSTRUCTION SYSTEM
The data presented to the computer are as anarray of numbers which are related to the
capacitance measurements taken between two electrodes. Linear Back Projection (LBP)
Algorithm has been considered as one of the method to develop the image. From LBP
algorithm, the normalized capacitance measurements are weighted by a predetermined




This project will be implemented in duration of 2 semesters. To be accomplished, this
project will need several methods. Therefore, the project will beimplemented by stages
as listed below:
• First semester: Literature review / research / data gathering / circuitdesign/ testing /
analysis
• Second semester: circuitdesignand improvement / computer-device communication
development / testing / analysis
3.1 LITERATURE REVIEW AND RESEARCH
Literaturereview and research will be done by obtainingthe informationthroughbooks,
internet, andjournals. Thesestages provide the important andusefulknowledge for next
step; the design stage.
3.2 CIRCUIT DESIGN
The design of capacitance measurement circuit is based on the switching period of
charges and discharges the unknown capacitor {Cx) andalsohowto measure the charges
from the capacitor. This design is based on the charge-transfer circuit designwhichhas
more advantages compare to the bridges circuit as mentioned in Table 2.1. The
capacitance measurement circuit applies CA to convert the charges from into the
voltage signal. This CA is designed refers to theoutput equation of theamplifier circuit.
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There are two main components for the CA; Rf and Cf. The presence of Rf limits the
lowerbandwidth of the CAto a frequency, ji givenby the equation:
^'inCfRf
A high value of Rf is required if the output is to reproduce slow changes in the
measurement variable pl. Therefore, Rfis settobe
i?f«100ZCf (10)
/ « 10° (11)
The operating frequency,/, is applied with a higher value than the/, to obtain a stable
DC output voltage. This condition requires a high speed of op-amp which its transient
frequency,/ is
fi»100fo (12)
The switching circuit of the switched capacitor charge transfer circuit is designed based
on the charging and discharging stages of Cx. These stages are related to the RC time
constant, r which is the time for a capacitor to charge and discharge an amount of
capacitance. This time constant relates with thetime require fora capacitor to charge up
to 63.2% of the applied voltage or discharge down to 63.2%. Usually the value of r is
equal to the value RC. For the capacitance measurement circuit, r will beinfluenced by
the RfCf in the CA circuit A capacitor normally takes 5r to charge and another 5t to
discharge. In thecapacitance measurement circuit, four switches will be applied, which
are connected to the source and detecting electrodes. Two switches are ON during
charging periodof Cx andanother two are ON during discharging it.
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3.3 EXPERIMENTAL
The design of capacitance measurement circuit is tested by using the values of the
resistors and capacitors for the feedback components, which are obtained from the
calculation, with anumber ofknown capacitance values as the Cx. The output signals of
the CA are observed. The observations from theexperiment are analyzed to ensure the
calculation values for the output voltage are the same as the output measured. Function
generator, DC power supply, multimeter, high-speed op-amps, CMOS quad bilateral
switches, resistors, multiplexer, capacitors, logic gates, and JKflip flop are used during
the experiment.
3.4 ANALYSIS
The results from tiie tested circuit are analyzed bycomparing thecalculated values with
the experimental values to prove that the circuit is able to operate as a capacitance
measurement circuit. If the comparison raises a lotof differences, the circuit design is
altered by using new values ofcomponents obtain from the calculation. The analysis is
continued until thebest design ofcapacitance measurement circuit is achieved.
3.5 COMPUTER-DEVICE COMMUNICATION DEVELOPMENT
During the hardware development, 2 major types ofprogramming are used; C language
for the microcontroller and the interface programming. The microcontroller is
programmed due to convert the analog signal from the data acquisition system to the
digital signal before the signal is transmitted to the computer. For interface
programming, Visual Basic 6.0 programming is applied as to develop the
communication between the hardware and the computer.
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3.6 COMISSIONING AND VERIFICATION
After completing those procedures, the next step is commissioning. During this level,
the verification anddevice 'test run' are carried out. Thisprocedure will ensure that the
device can work properly and withstand various conditions. The steps involve for this





This project requires on designing the hardware system for the ECT. It consists of the
capacitance electrodes, capacitance measurement circuit, multiplexer, instrument
amplifiers, differential amplifiers, charge and discharge control circuit, offset control
unit, gaincontrol unit,control logic, andPICmicrocontroller.
4.1.1 Sensor system
Capacitance sensors consist of a pair of selected electrodes which is controlled by tiie
switching circuit via two pairs of CMOS switches. The capacitance between the
selectedelectrodes is measuredby the capacitancemeasurement circuit. For a complete
sensor system, an evennumber of electrodes are arranged peripherally of an object.
Firstly, the known values of capacitor (1-lOpF) are used which represent as a pair of
electrode in the sensor system. These capacitors are connected one by one to the
capacitance measurement circuit as to observe the circuits' performance when the
values of the capacitor are varied. After the performance is analyzed, a prototype of 4
electrodes sensor system (Figure4.1) is constructedin order to repeat the same analysis
with known capacitors. The capacitance for a pair of electrode dependson the distance
between those electrodes. The capacitancebetween adjacent electrodes are higher than
theopposite electrodes butthe capacitance of electrodes 1 and2; and 1and4 might not
be the same due to tiie stray capacitance from the measurement circuit and also the
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interference from the external electromagnetic field from surrounding. To reduce the
interference of electromagnetic field, a prototype for 8 electrodes (Figure 4.2) is
designed with an earthed screen around the electrodes. The electrodes are arranged
alternately with projected guard toensure that these electrodes will not touch each other
and toreduce any stray capacitance contribute bytheadjacent electrodes.
(a) (b)








Figure 4.2 Sensor system with 8electrodes: (a) opposite view, (b) top view
4.1.2 Capacitance measurement circuit
The measurement circuit is based on the charge transfer circuit and charge amplifier
circuit. The charge-transfer circuit provides a fast data capture rate and it also simpler
compares to bridge circuit. The performances of charge-transfer circuit which are
represented bytheCMOS switches inthecircuit are as follows:
• The operation will be repeated at an operating frequency, f0 of the circuit. This
frequency also known asthesampling frequency ofthecircuit.
• Thesampling frequency is chosen so that:
fs>2fx 03)
whereas the frequency of Cx.
• The charge amplifier circuit is designed to have a low-pass bandwidth which
satisfies:
fo<fs-fx (14)
• Cin isthe capacitor uses to ensure the virtual earth potentials at the charge amplifier
circuit remain stable during the high-speed charge anddischarge stages.
• By choosing large integration time constant, Tf = RjCf and large value ofCm, the
charge measurement circuit will produce aDC output voltage proportional to the Cx.
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• The output voltage of tiie charge measurement circuit is given by:
V0=fsVcRjCx (15)
Charge amplifier is a part of the charged-transfer circuit, which reacts as the converter
to convert the generated charges from the capacitive sensors to voltage signal which
operates atcertain frequency. The switching circuit is connected to the CA circuit as to









Figure 4.3 Capacitance measurement circuit
During designing the circuit, a few points are highlighted as to obtain the exactly values
for the components foroperating it in highspeed.
• The CA circuit isconducted atfrequency 106 for higher sensitivity.
• The value of Cfmust bevery small soit canmeasure Cx in small range.
• ItsRfwhich is in parallel with Cf, must belarger thantheimpedance of theCf.
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Thevenin theorem is used to eliminate theoffset voltage at the noninverting input of the
op-amp:
Given F^-10mV
F=|F«| = |K„| = 12V
Kpmax 2 " 2 " 4
Ra2<\WQ.
















Figure 4.4 Compensation network: eliminate theoffset voltage
24
4.1.3 Multiplexer
For this design, multiplexer is used to select only one measurement output from the
measurement circuits at a time before the signal is digitized by the ADC. After all
measurements are completely convert to digital signal, then all the data will be sent to























' o* electrode 3
' o* electrode 2








Figure 4.5 Multiplexer connected to the instrument and differential amplifier
4.1.4 Instrumentation amplifier and differential amplifier
An instrumentation amplifier is a type ofop-amp that has been specifically designed to
have characteristics suitable for use in measurement and test equipment. This op-ampis
applied when accuracy and stability ofthe circuit are required. Along inthe instrument
amplifier is differential amplifier. The differential amplifier amplifies the difference
between two input signals (-) and (+). This amplifier is also referred to as a differential-
input single-ended output amplifier. It is a precision voltage difference amplifier, and
forms the central basis of instrumentation amplifier circuits. This differential
25
amplification also been applied as tiie first stage ofop-amps. The output equation for







Figure 4.6 Differential amplifier with buffer amplifiers
4.1.5 Offsetand gain control units
Offset control unit is established as to correctthe drift by subtracting tiie baseline from
the values measured afterwards. The offset value which is obtained during the
calibration of the mesurement circuit is subtracted from each measurement value after
the check. The calibration procedure is performed before the measurement and imaging
process. The procedure is described from block diagram inFigure 4.7.
26
Fill theobject with reference component of lower sensitivity
Figure 4.7 Calibration procedure
Gain control unit functions as to amplify the output signal with the selectable gains.
Therefore, the output signal will deal with the large measurement range[7].
4.1.6 Analog to digital converter
PIC16F877 microcontroller circuit at the end of data acquisition circuit is able to
convert the analog signal of the measurement to the digital signal before tiie output is
tmasmitted to the computer for image reconstruction. The microcontroller needs to be
programmed by using Clanguage. The programmed codes are downloaded via MPLab
software by using WARP13 external device.
PIC16F877 works on a 10-bit digital number. The 10-bit A/D data is loaded onto the
register pair ADRESH:ADRESL which is a 16-it wide register pair. The A/D module
has a high reference voltage of 5V and a low reference voltage of OV. Therefore, the
analog input must be varied between the ranges of0 to 5V. An example to convert the
corresponding voltage toahexadecimal number isasshown below:
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Since the maximum voltage allowed is 5V, the corresponding 10-bit
binary numberwill be:
11 Illlllll2isequaltol02410.
This is tiie base ration for the next voltage value.
Eg:





Therefore, 768!0 is equal to 110000 OOOO2.
This microcontroller also uses as thepart of serial communication to tiie computer. The
programming is designed to select one by one the output signal to be transfer to the
computer as in serial output.
4.1.7 Controllogic circuit
The switching circuit and multiplexer is controlled via control logic by using J-K flip-
flop integrated circuit (IC) and logic gates. The gates IC consist of AND and OR gate.
The state transition diagram is applied to obtain how many states are required for the
counter flip-flops change with each applied clock pulse. State transition diagram isused
as to analyze, and design counters and other sequential circuits. The state transition
diagram is illustrated inFigure 4.8. From the figure, each circle represents one possible
state as indicates by the binary number. The arrows connecting the circles show one
statechangesto anotheras a clock pulse applied.
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Figure 4.8 State transition diagram
The sequence circuit ofthe state transition diagram isdeveloped by using the sequential
circuit design method. This method involves the design of synchronous counter and
logic circuit as to decode the various states of the counter to supply the logic level to
each J andK input. The inputs to thedecoder circuits will come from theoutputs of the
flip-flops. The Excitation Table (Table 4.1) is used to determine the J and K levels
requireproducingany transition at the output.








0 — 0 0 0 0 X
0 — 1 0 1 1 X
1 — 0 1 0 x 1
1 — 1 1 1 X 0
The signal for the charge and discharge switches, control signal for the multiplexer, and
inhibit signal for themultiplexer are obtained from theoutput of the J-K flip-flop. The
output signal of J-K flip-flop will be either connected directly or connected to logic
gates first as to obtain the specific control signal for control input ofboth switches and
multiplexer. The Karnaugh map (K map) is applied during logic control design as to
simplify the logic equation and to convert tiie truth table to its corresponding logic
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circuit in a simple process.
4.1.8 Communication circuit between hardware and computer
PIC16F877 microcontroller circuit is constructed to establish the communication
between the hardware of ECT system to the workstation (computer). This
microcontroller is programmed to read tiie output measurement from the data
acquisition system. MAX232 integrated circuit also included with the connection of
PIC6F84A asto control thecommunication of theserial communication. It either canbe
as a driver orreceiver tothe serial port ofthe computer. MAX232 also helps protect the
processor from possible damage by static that may come from people handling the
serial port connectors. Therefore, it is needed to establish the communication between






Figure 4.9 The connection between RS232 serial ports with MAX232
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4.2 SOFTWARE
Mainly the software system is the visualization of the measured signals from the
hardware system which are stored into the computer. For the image reconstruction,
Linear Back Projection (LBP) Algorithm, Linear Forward Projection (LFP), and Finite
Element Method (FEM) can be employed for the real time visualization.
4.2.1 Image reconstruction programming
FEM is based onthe electrostatic field theory which investigates thecomplex capacitor
sensor configuration. Then, itwill model the pattern by dividing the cross section into P
quadrilateral elements corresponds to the Qnodes. The resultant nodal potential will be
used todetermine thecapacitance between electrode pair i-j byperforming:
Ci =-I \e{x,y)V<Kx,yyi (17)
* u
V - voltage at source electrode
Li = curve encompassing the detecting electrodes
0(x, y)= depends upon the dielectric distribution
FEM will represent the pipe cross-section as an array ofsensitivity values:
• Each value will correspond to the magnitude ofcapacitance change atthe pixel (p).
• Sij (p) is the precalculated ofthe sensitivity matrix
• G{p) is the grey level of the image
• ^ Is the normalized capacitance measurement




The sensitivity matrix is performedby:
s {p)s fi^-q/emptypipe)
,jW Cu(full pipe) ~CiV(empty pipe)
Next image is obtained from the iterative process. The capacitance is estimated from
current image G^ and sensitivity matrix ,S by applying the LFP algorithm.
G<*+1U(?*>+aS(C-SG(t)) (20)




During the project commissioning, some experiments are carried out to obtain the
results with high efficiency and reliability. According to the requirement, the
experiment is performed by using the known values of Cx in order to observe the
linearity ofthe output. As long as the output voltage is proportional to Cx, the result is
acceptable. The circuit for this experiment is shown inFigure 5.1.
Figure 5.1 Test circuit for capacitance measurement
The conditions for each experiment are listed in Table 5.1. The output graph for each
result is illustrated inFigure 5.2. The conditions for each experiment are based on these
settings:
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Table 5.1 Conditions for each experiment
Condition C/pF) R/MQ) J»Hz)
A 0.5 50 16
B 0.5 50 32
C 0.5 50 32
D 0.5 50 64
E 0.5 50 64
F 0.5 50 128
G 0.5 50 250
H 0.5 50 500
I 0.5 10 500
J 0.5 50 1000
K 0.5 10 1000
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Figure 5.2 The linear response ofoutput voltage vsknown capacitor, Cx
In this experiment, the outputs are not stable when^ are higher than 64 kHz. For
capacitance measurement circuit, it is required to operate in high frequency as to
increase the sensitivity of the circuit with the output measurement. From those results,
the circuit is reconstructed to increase the accuracy of the output in high operating
frequency. The values for new circuit design of capacitance measurement circuit are
listed inTable 5.2. The graph ofoutput voltage vs Cx is represented inFigure 5.3.
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Table5.2 Results of outputvoltage (mV)for C/= O.lnF, and/,= lMHz
\&(pF)
i?/(QK
1 2 3 5 6 8 10
100k 34.8 510.6 885.7 2030 2310 3550 4300
51k 22.9 266.8 458.2 1040 1170 1810 2180
43k 20.2 235.2 404 915 1020 1560 1920
36k 11.4 185.6 322.7 740 846 1290 1560
24k 15.5 132.2 223.5 501.9 562.7 865.7 1050
12k 12.7 71.5 117.4 257.2 286.7 440.4 530.9
Ik 9.57 14.5 18.3 29.9 32.3 45.2 52.7
Figure 5.3 Positive linear response for output voltage vs known capacitor, Cx
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Based on Table 5.2 and Figure 5.3, the results show that when the value of Rf is
increased, the output voltage will give more difference between the reading when the
value ofCx ischanged. Therefore, if there isany capacitance change inthe target object,
thecircuit willcapable to give a bigdifference in the output voltage.
This capacitance measurement circuit on the breadboard is tested with 4 electrodes
system and tiie output voltage is measured manually using digital multimeter. The
output voltage is quite small compare when the circuit is tested with known capacitor.
This condition happens due to the effect of stray capacitance from the wiring and the
circuit itself. Therefore, the sensor system is tested with printed circuit board (PCB) by
using circuit as in Figure 5.4 and the output voltages are compared with the previous
measurement. The result is showed in Figure 5.5.










outputvoltage vs electrode pair







Figure 5.5 Comparison ofoutput voltages from circuit onthe breadboard and PCB
Based onFigure 5.5, the effect of stray capacitance from the wiring can be reduced by
designing the circuit ona PCB. This method will reduce tiie stray capacitance because
ofthe large earth plane onthe printed board. The efficiency of the measurement circuit
also increases due to the high sensitivity of the circuit to the small changes in the
measured capacitance.
The capacitance measurement circuits are tested with the 8 electrodes capacitive sensor
for observing the circuits' sensitivity with themeasured capacitance. The sampling test
is conducted twice with electrode 1 as the source electrode and the other electrodes as
the detecting electrodes. Therefore, the will be 7 measurements obtained during the
sampling test. The output voltages for the sampling testare illustrated by the bar graph
in the Figure 5.6.
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Vout(V)














E2 E3 E4 E5 E6 E7 E8
Detecting electrode
ED
Figure 5.6 Output voltage for 8 electrodes capacitive sensor
From Figure 5.6, it shows that the output voltage for both sampling times are quite
similar, means that the timedelay that contributes from the components are quite small
and do notbring big effect for sampling the output voltage. Thenegative values of the
output voltage represent that the measurement is conducted at very low sampling
frequency so it requires conducting the sampling at higher frequency as to increase the
sensitivity of the measurement circuit.
The control logic circuit is designed based on thesequential circuit design method. The
truth table of controlling the circuit for sampling test is attached in Appendix C. This
design process involves the transition diagram from state 0000 to state 1111. After that,
the ExcitationTable (Table 4.1) is referred to build the truth table for the J-K flip flops
transition level. From this truth table, the K map method is applied as to simplify the
corresponding logic circuit. As the result, the control signal for inputs of flip-flops,
multiplexer control, and switchesare as follow:
• J-K flip-flops
o Jqo~1,Kqo=1
o Jqi = Z, Kqi - Z
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O Jq2-YZ,Kq2 = YZ
o Jq3 = XYZ,Kq3 = XYZ
Multiplexer
o A = Y
o n=wx+wx
o C = W




• SiG = Z






• SgM - Z
To obtain the best design of hardware system for the 8 electrodes sensor system, the
measurements circuit is tested with only two complete cycles of measurement with
electrode 1 is the source electrode. Thesampling timefor the measurement is important
because ofthe measurement from each detecting electrode happens in 0.5us. Therefore,
the sampling time for the output must be faster enough. Latching method is applied as
to hold first the output values in digital form before it is transmitted to the computer.
Thehardware system for the ECT is referred in Figure 5.7.
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As the conclusion, the project brings the opportunity to learn and develop the capacitive
sensors system base on from the literature review and research which have been done
before. This hardware part exposes the student in circuit design and gain experiences in
troubleshoot the circuit. From tiie experiment of circuit measurement circuit, the
charge-transfer circuit can be used as the one of the main circuit to measure the
capacitance in term of voltage. High operating frequency of the op-amp and ceramic
capacitors are used to obtain a good result from the experiment. The components also
need to beexamined first before starts theexperiment to ensure allof them areworking
whenthey are connected to the powersupply.
The limitation in designing the circuit is to find the op-amps which capable to operate
with high frequency. This first design ofcapacitance measurement circuit only capable
to measure the Cx from InF to O.lnF only. This condition happens because of the
operating frequency isbigger than the transient frequency ofthe op-amp. The operating
frequency ofthis circuit must be 100 times less than the transient frequency. Due to this
limitation, op-amp LF353 and with new values for other components are used for the
measurement circuit. By using this design, the circuit is capable to measure from lpF to
lOpF. To increase the sensitivity of the circuit, it is designed on the PCB with large
earth plane.
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The sampling time to transmit the measured output voltage to the computer also
important due to obtain the right values during the sampling. When the transmission
involves a number of components before tiie data is sent to the computer, it will
contribute some delays which will interrupt the right time for the data to betransmitted.
To overcome this problem, latching method isapplied totiie data before it istransmitted
in order to hold first the data and avoid the controller from loss it.
6.2 RECOMMENDATION
From this project, the whole circuit of the hardware system must be designed on the
PCB in order to reduce the effect of the stray capacitance from the wiring. This way
will improve tiie sensitivity of the circuit with the small changes in the measured
capacitance. The prototype ofthe sensor system can be upgraded by increasing the size
of electrodes and reduce the distance between the adjacent electrodes. The screen and
projected guards also can be improved by using a harder plastic as to reduce more on
the interference of the electromagnetic field from the surrounding. The sampling time
for the output signal can be increased by applying higher frequency in the control
circuit. The status of the electrodes can be controlled by usingthe PIC as to increase the
effectiveness of the control logic circuit. The control logic circuit can be implemented
by using only the PIC via programming the state machine of control logic circuit into
thePIC. Thiswillmake thedataacquisition circuit becomes lesscomplexity.
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DIELECTRIC MATERIAL AND DIELECTRIC CONSTANT
Examplesofdielectric material with its constant
Dielectric material Dielectric constant, Dielectric material Dielectric constant,
Sr
Air 1 Airdry(68°F) 1.000536
Water 4-88 Water (32"F) 88
Water (68°F) 80.4 Water (80"F) 80
Water (212°F) 55.3 Water (390°F) 34.5
Water (steam) 1.00785 Mineral oil (80"F) 2.1
Petroleum 2.0-2.2 Heavy oil 3
Gasoline (70°F) 2 LPG 1.6-1.9
Wood (dry) 2-6 Wood (pressed
board)
2.0-2.6
Wood (wet) 10-30 Wax 2.4-6.5
Lime 2.2-2.5 Vaseline 2.2-2.9
Thinner 3.7 Teflon (4f) 2.0
Teflon (FEP) 2.1 Teflon (PCTFE) 2.3-2.8
Teflon (PTFE) 2 Polyester resin 2.8-4.5
Paper (dry) 2 Mica 2.6-3.2
Silica (aluminate) 2 Silica (sand) 2.5-3.5
Paint 5-8 Porcelain 5-7
Corn 5-10 Cereals (dry) 3-5
Ash 1.7-2.0 Industrial alcohol 16-31
Cement (plain) 1.5-2.1 Cement (Portland) 2.5-2.6
Cement (powder) 5-10 Chlorine(-50^) 2.0
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